

A Back-Illuminated Time-of-Flight Image Sensor with SOI-Based Fully Depleted Detector Technology for LiDAR Application

メタデータ	言語: eng 出版者: 公開日: 2020-07-28 キーワード (Ja): キーワード (En): 作成者: Lee, Sanggwon, Yasutomi, Keita, Nam, Ho Hai, Morita, Masato, Kawahito, Shoji メールアドレス: 所属:
URL	http://hdl.handle.net/10297/00027563

A Back-Illuminated Time-of-Flight Image Sensor with SOI-Based Fully Depleted Detector Technology for LiDAR Application [†]

Sanggwon Lee, Keita Yasutomi, Ho Hai Nam, Masato Morita and Shoji Kawahito *

Research Institute of Electronics, Shizuoka University, Hamamatsu 432-8011, Japan;

sglee@idl.rie.shizuoka.ac.jp (S.L.); kyasu@idl.rie.shizuoka.ac.jp (K.Y.);

hainam@idl.rie.shizuoka.ac.jp (H.H.N.); mmori@idl.rie.shizuoka.ac.jp (M.M.)

* Correspondence: kawahito@idl.rie.shizuoka.ac.jp; Tel.: +81-53-478-1313

[†] Presented at the Eurosensors 2018 Conference, Graz, Austria, 9–12 September 2018.

Published: 22 November 2018

Abstract: A back-illuminated time-of-flight (ToF) image sensor based on a 0.2 μm silicon-on-insulator (SOI) CMOS detector technology using fully-depleted substrate is developed for the light detection and ranging (LiDAR) applications. A fully-depleted 200 μm -thick bulk silicon is used for the higher quantum efficiency (QE) in a near-infrared (NIR) region. The developed SOI pixel structure has a 4-tapped charge modulator with a draining function to achieve a higher range resolution and to cancel background light signal. A distance is measured up to 27 m with a range resolution of 12 cm at the outdoor and average light power density is 150 $\text{mW}/\text{m}^2@30$ m.

Keywords: CMOS image sensor (CIS); time-of-flight (ToF); silicon-on-insulator (SOI); back-side-illuminator (BSI)

1. Introduction

Recently, the demands for solid-state based laser imaging detection and ranging (LiDAR) have been increasing for advanced driver assistant system (ADAS) and/or autonomous driving cars [1]. One of the candidates for the detector is a single-photon avalanche diode (SPAD) based Time-of-Flight (ToF) sensor [2], which demonstrates a distance measurement over 100 m. However, the SPAD-based ToF sensor has a small pixel count because complex signal processing is required for every pixel in the chip. For this reason, the system requires two-dimensional scanning, leading to higher cost and limited frame rate. The other candidate is indirect ToF sensors based on lock-in pixels [3–5], which is suitable for increasing the pixel count, and plenty of ToF sensors have been reported. Using indirect ToF sensors, the scanning system can be simplified to one dimension, and the resulting speed and spatial resolution can be increased. For the LiDAR application, the use of 950 nm laser is strongly desired, in which the sunlight is relatively weak due to an absorption of air. However, the reported lock-in pixels has a relatively low quantum efficiency (QE) even at 850–870 nm and further lower QE of 10–20% only is expected because of the limited depletion length of the detector.

To address these issues, we have developed a back-illuminated, high near-infrared (NIR) sensitivity, four-tap lock-in pixel based on SOIPIX technology. In SOIPIX technology, which is originally developed for an X-ray detector, the supporting substrate (typically > 500 μm) is used as a photodetector, and the substrate is fully depleted by the application of high voltage. In this work, the substrate thickness of 200 μm is chosen to obtain high QE as well as a high-speed lock-in detection. A 4-tapped charge modulator with draining is implemented by using SOI transfer gates on a buried oxide (BOX). The 4-tap lock-in pixel with draining enables a ToF measurement for three-time-zone while having a high tolerance to ambient background light. Since the proposed structure is

compatible to indirect ToF range imagers, it is easy to realize high pixel count. In this paper, we have demonstrated the operation of the proposed pixel with 4-tapped outputs and a drain, and distance measurement up to 27 m in outdoor.

2. Proposed Pixel Structure and Sensor Operation

Figure 1 shows the proposed sensor structure and modulator layout with its potential diagram. In order to achieve a high QE at NIR region (at 950 nm), a thick substrate of 200 μm is used. Since the substrate has a lightly doping or high resistivity, the substrate bias of -30 V is supplied for fully depletion. The n-type doping, n_1 , creates a buried channel under the BOX. This layer is also used for preventing a punch-through hole current from the buried p-well (BPW) to the substrate. The channel potential is modulated by the SOI transfer gates (G1, G2, G3, G4, and GD), which are implemented by a highly-doped SOI layer formed on the BOX. The center gate (GC) is negatively biased to make the channel pinning. The p-type doping, P_{SLD} , creates a potential barrier so that a detected photon is not directly captured at a floating diffusion (FD). The generated electron is transferred from a buried channel to FD node by controlling gate bias.




Figure 1. Structure of the SOI-based pixel detector and equivalent 4-tap lock-in pixel layout with potential diagram.

Figure 2 shows the pixel schematic of the prototype sensor. The pixel is composed of two charge modulators, a reset transistor (RSTN), a select transistor (SEL), and four source follower amplifiers followed by the column-parallel circuit to readout each gate output. The modulator size is $18 \times 18\ \mu\text{m}^2$, and the pixel size is $36 \times 18\ \mu\text{m}^2$. Figure 3 shows the timing diagram for the 4-tap lock-in pixel. The reflected short light signal is captured to the 4-tap outputs with 4 consecutive gate pulses. To suppress the background light, the GD is turned on after the signal capturing. The time of flight (T_d) and the resulting distance is calculated in three-time windows (TW) by

$$D = \begin{cases} D_{TW}(1 - N_{13} / (|N_{13}| + |N_{24}|)) & (N_{13} \geq 0) \\ D_{TW}(2 - N_{24} / (|N_{13}| + |N_{24}|)) & (N_{13} < 0) \end{cases} \quad (1)$$

where $D_{TW} = 0.5cPw$ (c : velocity of light, Pw : gate width) and N_{13} and N_{24} are the differences from the first to third, and the second to fourth tapped signal outputs, respectively. Based on Equation (1), the measurable range of 3TW is obtained by a single frame. For further long range, the measurable range can be shifted by controlling a delay for gate modulation on sub-frame by sub-frame for obtaining a long-range 3D image in sufficiently high frame rate. This shifted short pulse modulation technique allows us to have high depth resolution while effectively suppressing the influence of the background light when compared to the continuous wave (CW) modulation.




Figure 2. An equivalent circuit schematic of the developed pixel.




Figure 3. Timing diagram for the 4-tap lock-in pixel.

3. Experimental Result

The prototype chip has been implemented in a 0.2 μm SOI-CMOS detector technology. Figure 4 shows the measured 4-tap output with a short pulse laser (laser pulse width: 100 ps) of 930 nm wavelength. A high modulation contrast is achieved by using 4-tap lock-in pixel. Because the drain potential is not enough to drain, the output of G1 was gradually increased during the drain function. Figure 5a shows the relationship between the measured distance and the real distance, and Figure 5b shows the range resolution which is the standard deviation in each distance with the step of 1 m at outdoor. A 950 nm laser, which has an average light power density of 150 mW/m² at 30 m and an optical bandpass filter of 950 nm (10 nm FWHM) are used. The background light condition is measured to be 100 klux on the top of the camera. The light and gate pulse is set to 40 ns, i.e., the measurable range is 18 m by using 3TW. The number of modulation pulses is repeated 1000 times. The measured distance linearity error is 1.5%, and the range resolution is measured to 12 cm at 27 m.




Figure 4. Modulation characteristic with a short pulse laser of 930 nm wavelength.




Figure 5. Measured (a) distance and (b) range resolution in outdoor.

4. Conclusions

In this paper, a back-illuminated SOI based ToF image sensor has been developed and demonstrated for the LiDAR application. The proposed pixel structure was successfully detected NIR region (950 nm) with 200 μm thick bulk substrate. By using 4-tap lock-in pixel, the measurable range is improved 3 times rather than one tap structure in a single frame but also the range resolution is improved due to the background light canceling and draining function. The prototype ToF image sensor is measured high modulation contrast and a range resolution of less than 12 cm with strong background light for the range from 11 m to 27 m with 1.5% distance error.

Acknowledgments: This study was partly supported by A JSPS KAKENHI Grand Number JP25109003 and the Center of Innovation Program. The authors thanks Lapis Semiconductor Inc. for the chip fabrication, and Y. Arai of KEK and SOIPIX team for helpful discussion.

Conflicts of Interest: Declare conflicts of interest or state

References

1. Akita, H.; Takai, I.; Azuma, K.; Hata, T.; Ozaki, N. An Imager using 2-D Single-Photon Avalanche Diode Array in 0.18- μm CMOS for Automotive LIDAR Application. In Proceedings of the 2017 Symposium on VLSI Circuits, Kyoto, Japan, 5–8 June 2017; pp. C290–C291.
2. Niclass, C.; Soga, M.; Matsubara, H.; Ogawa, M.; Kagami, M. A 0.18- μm CMOS SoC for a 100-m-Range 10-Frame/s 200 96-Pixel Time-of-Flight Depth Sensor. *IEEE J. Solid-State Circuits* **2014**, *49*, 315–330.
3. Han, S.-M.; Takasawa, T.; Akahori, T.; Yasutomi, T.; Kagawa, K.; Kawahito, S. A 413 \times 240-Pixel Sub-Centimeter Resolution Time-of-Flight CMOS Image Sensor with In-Pixel Background Canceling Using Lateral-Electric-Field Charge Modulators. *IEEE ISSCC* **2014**, 130–131, doi:10.11485/itetr.38.15.0_27.
4. Bamji, C.; O'Connor, P.; Elkahtib, T.; Mehta, S.; Thompson, B.; Prather, L.; Snow, D.; Akkaya, O.C.; Daniel, A.; Payne, A.D.; et al. A 0.13 μm CMOS System-on-Chip for a 512 \times 424 Time-of-Flight Image Sensor with Multi-Frequency Photo-Demodulation up to 130 MHz and 2 GS/s ADC. *IEEE J. Solid-State Circuits* **2015**, *50*, 303–319.
5. Kato, Y.; Sano, T.; Moriyama, Y.; Maeda, S.; Yamazaki, T.; Nose, A.; Shina, K.; Yasu, Y.; Tempel, W.; Ercan, A.; et al. 320 \times 240 back-illuminated 10 μm CAPD pixels for high speed modulation Time-of-Flight CMOS image sensor. In Proceedings of the 2017 Symposium on VLSI Circuits, Kyoto, Japan, 5–8 June 2017; C288–C289.

