

A Relaxation-Oscillator-Based Interface for High-Accuracy Ratiometric Signal Processing of Differential-Capacitance Transducers

Kouji Mochizuki, Kenzo Watanabe, *Fellow, IEEE*, Takashi Masuda, and Motoyasu Katsura

Abstract—For high-accuracy signal processing of differential-capacitance transducers, an interface circuitry is developed based on a relaxation oscillator. Two capacitors of the transducer are multiplexed by diode switches to form the op-amp-based integrator. The duty ratio of the oscillator output then measures the ratio of two capacitances. A circuit analysis shows that the interface can detect the capacitance change as small as 0.01% of the total capacitance. Experimental results are also given to confirm the analysis.

Index Terms—Analog circuit, capacitive transducer, intelligent transducer, pressure measurement, relaxation oscillator, signal processing.

I. INTRODUCTION

DIFFERENTIAL capacitance transducers consisting of ganged two capacitors are widely used for detecting pressure difference, linear displacement, and rotational angle [1], [2]. Their principles of detection are based on the complementary changes of two capacitors with the measurand. The capacitance change may be linear or nonlinear. In either case, the accurate and linear representation of the measurand can be obtained by dividing the capacitance difference between two capacitors by their sum. Several techniques have so far been proposed for such a ratiometric signal processing, including switched-capacitor analog-to-digital (A/D) [3], [4], capacitance-to-frequency [5], [6], capacitance-to-phase [7], and capacitance-to-voltage conversion [8].

This paper describes yet another simple interface for the ratiometric signal processing. The interface is basically a relaxation oscillator. Such a configuration has been applied widely to capacitive sensors to detect their capacitance change in the frequency form [5], [6]. Different from these applications, the interface presented here detects the ratio of two capacitances in the form of the duty ratio. This signal processing in the time domain allows high-speed measurements. In the followings, the interface configuration, the ratiometric operation, the accuracy estimate, and experimental results will be described.

Manuscript received June 1, 1997; revised January 1, 1998.

K. Mochizuki and M. Katsura are with the Numazu College of Technology, Numazu, 410 Japan.

K. Watanabe is with the Research Institute of Electronics, Shizuoka University, Hamamatsu, 432 Japan.

T. Masuda is with the Engineering Department, Yamatake-Honeywell Co. Ltd., Fujisawa, 251 Japan.

Publisher Item Identifier S 0018-9456(98)05473-4.




Fig. 1. An equivalent circuit of a differential capacitance transducer.

II. TRANSDUCER MODEL

A differential capacitance transducer can be represented by two capacitors with a common electrode, as shown in Fig. 1 [8].

In a linear displacement encoder, the areas of the electrodes change linearly with the displacement x . The capacitances C_1 and C_2 can then be expressed as follows:

$$C_{1,2} = \frac{C_0}{2}(1 \pm x) \quad (1)$$

where C_0 is a total capacitance of the transducer. In a differential pressure transducer, on the other hand, the spacings between the electrodes change linearly with the pressure difference x . Therefore, C_1 and C_2 are expressed as

$$C_{1,2} = \frac{C_0}{2} \frac{1}{1 \mp x}. \quad (2)$$

Whether the capacitance change is linear or hyperbolic, the measurand x can be detected independently of the total capacitance C_0 by the following ratiometric operation:

$$x = \frac{C_1 - C_2}{C_1 + C_2} = \frac{2C_1}{C_1 + C_2} - 1. \quad (3)$$

III. INTERFACE CIRCUITRY

The circuit diagram of the interface circuit to perform the ratiometric operation is shown in Fig. 2. The interface consists of an integrator followed by a comparator. The output of the comparator is fed back to the integrator to sustain the relaxation oscillation.

Two capacitors C_1 and C_2 of a differential capacitance transducer are multiplexed by diodes D_1 and D_2 to form the integrator A_1 . The multiplexing is made automatically depending on the outputs V_1 and V_4 of the integrator and the comparator, respectively.

For the moment, diodes are assumed to be ideal switches. This assumption is reasonable because the diodes are incorporated into the feedback path of the op-amp A_1 . $R_1 = R_2 = R_3$




Fig. 2. The circuit diagram of the interface.

is also assumed. Op-amp A_2 then forms the adder with the weight -1 . The adder operates, in fact, as the inverting voltage follower, because D_1 and D_2 never turn on simultaneously.

Depending on the switch conditions, the operation of the oscillator is divided into four states T_i ($i = 1, 2, 3, 4$). The integrator and waveforms in each state are shown in Figs. 3 and 4, respectively.

In the T_1 state, when the output of the comparator is high ($V_4 = V_u$) and the output of op-amp A_1 is positive, the capacitor C_2 is charged through R_t with the polarity opposite to that shown in Fig. 3(a). The output of A_1 thus decreases linearly, as shown in Fig. 4. This operation continues until the output of A_1 is zero and D_2 is switched off. The initial voltage of C_2 is V_d . The duration T_1 is then given by

$$T_1 = C_2 R_t V_d / V_u. \quad (4)$$

The diode D_1 is now forward-biased and the operation is switched to the T_2 state. The integrator on this state charges C_1 with the polarity shown in Fig. 3(b). This decreases the output of A_1 until it reaches $-V_u$, the threshold voltage of the comparator. T_2 is thus given by

$$T_2 = C_1 R_t. \quad (5)$$

T_2 is independent of the voltage, because the integrator is driven by the threshold voltage of the comparator.

When the output of A_1 reaches the threshold voltage, the output of the comparator changes to $-V_d$, and the operation is switched to the T_3 state. In this state, the integrator charges C_1 with the polarity shown in Fig. 3(c). This operation continues until the output of A_1 is zero and D_1 is switched off. T_3 is then given by

$$T_3 = C_1 R_t V_u / V_d. \quad (6)$$

When V_1 reaches zero, D_2 is now forward-biased, and the operation is switched to the T_4 state. The integrator in this state charges C_2 with the polarity shown in Fig. 3(d). This increases the output of A_1 until it reaches V_d , the threshold voltage of the comparator. T_4 is given by

$$T_4 = C_2 R_t. \quad (7)$$

T_4 is also independent of the voltage.

The comparator A_4 performs the triangular-to-rectangular waveform conversion, to produce the output of the interface. The high-level duration T_H and the low-level duration of the output pulse are given by

$$T_H = T_1 + T_4 = C_2 R_t (V_d + V_u) / V_u \quad (8)$$

$$T_L = T_2 + T_3 = C_1 R_t (V_d + V_u) / V_d. \quad (9)$$

The duty ratio D is thus

$$D \equiv \frac{T_H}{T_L + T_H} = \frac{C_2}{C_1 + C_2} (1 + \epsilon_V) \quad (10)$$

where

$$\epsilon_V = \frac{C_1 \left(1 - \frac{V_u}{V_d}\right)}{C_1 \frac{V_u}{V_d} + C_2}. \quad (11)$$

If $V_u = V_d$, then ϵ_V is zero and the duty ratio corresponds exactly to the capacitance ratio. The duty ratio can be measured easily by means of gating a high-frequency clock. The measurement is accomplished in one cycle of the output pulse. Therefore, the interface shown in Fig. 2 allows the high-speed signal processing of a differential capacitance transducer. The analog equivalent of the capacitance ratio can also be obtained, if desired, by low-pass filtering the output pulse.

IV. ACCURACY

Error sources involved in the interface are the voltage unbalance V_u/V_d , mismatch between R_1 and R_2 , bias current I_B of op-amp A_1 , and offset voltages V_{off} of op-amps and comparators. To eliminate the voltage unbalance effect, the interface is modified as shown in Fig. 5. The modification is based on the fact that T_2 and T_4 given by (5) and (7), respectively, do not depend on the voltage. This configuration has another advantage that nonideal performances of diode switches have no effect on the accuracy, either.

Waveforms observed in the improved interface are depicted in Fig. 6. In the figure, T_5 is defined as the period during which the comparators A_3 and A_4 both assume the high level, while T_6 as the period during which A_3 and A_4 both assume the low level. During T_5 , the integrator A_1 keeps charging C_1 by the current $\{(V_u - V_{off1})/R_t - I_B\}$ and V_3 slews from $(\alpha V_u - V_{off4})$ up to $(V_u - V_{off3})$. T_5 is thus given by

$$T_5 = \frac{C_1 R_1 R_t}{R_3} \cdot \frac{(1 - \alpha) V_u - V_{off3} + V_{off4}}{V_u - V_{off1} - R_t I_B}. \quad (12)$$

During T_6 , on the other hand, the integrator A_1 keeps drawing the current $\{(V_d + V_{off1})/R_t + I_B\}$ from C_2 and V_3 slews from $(-\alpha V_d - V_{off4})$ down to $(-V_d - V_{off3})$. T_6 is thus given by

$$T_6 = \frac{C_2 R_2 R_t}{R_3} \cdot \frac{(1 - \alpha) V_d - V_{off3} + V_{off4}}{V_d - V_{off1} - R_t I_B}. \quad (13)$$

From (12) and (13), one can obtain the first order expression of the capacitance ratio

$$\frac{T_5}{T_5 + T_6} = \frac{C_1}{C_1 + C_2} (1 + \epsilon) \quad (14)$$




Fig. 3. The integrator in each state.




Fig. 4. Waveforms, observed in the interface.

where

$$\varepsilon = \frac{C_2}{C_1 + C_2} \varepsilon_R + \frac{2C_2}{C_1 + C_2} \cdot \left\{ \frac{R_t I_B}{V_u} + \frac{V_{\text{off}1}}{V_u} - \frac{V_{\text{off}3} - V_{\text{off}4}}{(1 - \alpha)V_u} \right\} \quad (15)$$

$$\varepsilon_R = \frac{R_1 - R_2}{R_1} \quad (16)$$

The first term represents the error due to the resistance mismatch and the second term due to the offset voltages. The error due to each source is evaluated for x ranging from




Fig. 5. An improved circuit.




Fig. 6. Waveforms observed in the improved interface.

-0.5 to 0.5 using following typical values; $V_d = V_u = 10$ V, $R_1 \cong R_2 \cong R_3 = 1$ k Ω , $R_t = 125$ M Ω , $C_0 = C_1 + C_2 = 2$ pF, $\alpha = 0.1$. The results are listed in Table I, indicating that a resolution higher than 0.1% can be expected from this simple interface.

V. PROTOTYPE INTERFACE

A prototype interface based on Fig. 2 was breadboarded using off-the-shelf op-amps (LF411). To evaluate its performance, a ganged parallel plate capacitor was used as a

TABLE I
ESTIMATED ERRORS

Error source	ϵ_{\max}
$\epsilon_R = 1 \times 10^{-3}$	0.75×10^{-3}
$I_B = 15 \text{ pA}$	0.28×10^{-3}
$V_{\text{off}} = 0.3 \text{ mV}$	0.15×10^{-3}




Fig. 7. Experimentally measured capacitance change and duty ratio.

transducer [8]. The 30 MHz clock was used for the duty ratio measurement.

The capacitances C_1 and C_2 are given by (2) with x being the displacement of the inner electrode from the center of two outer electrodes. The total capacitance C_0 is 3 pF or 6 pF.

Fig. 7 shows typical measurement results when $C_0 = 6$ pF. The oscillation frequency when $C_1 = C_2$ is adjusted to be 0.5 kHz by means of R_t . Dots plotted in the figure are averaged values of 20 measurements at each displacement. The displacement is adjusted by a micrometer screw with the finest scale of 10 μm .

To evaluate the resolution, measurements are repeated with C_0 being 3 pF. The standard deviation in the capacitance evaluated from the duty ratio measurements is 60 aF, which corresponds to $2 \times 10^{-3}\%$ resolution. These results confirm the accuracy estimate in the previous section.

VI. CONCLUSIONS

An interface circuitry was presented for ratiometric signal processing of a differential capacitance transducer. Circuit analyzes have shown that a resolution higher than 0.1% is easily achievable with this simple configuration. The prototype interface built using off-the-shelf components has confirmed the circuit analyzes and demonstrated the validity in practical applications.

The ratiometric signal processing is performed in the time-domain by measuring the duty ratio of the output signal. Therefore, the interface proposed here allows high-speed measurements. The sampling speed higher than 5 ksp/s (samples/s) can be expected from using high-speed comparators. A one-chip implementation and applications to practical transducers are future works.

REFERENCES

- [1] T. Saigusa and S. Gotoh, "UNI Δ series electronic differential pressure transducer," *Yokogawa Tech. J.*, vol. 22, pp. 23–29, Mar. 1978, (in Japanese).
- [2] X. Li, G. C. M. Meijer, and G. W. de Jong, "An accurate smart capacitive angular-position sensor with a full circle range," in *Instrum. Meas. Tech. Conf. Proc.*, 1995, pp. 80–82.
- [3] H. Matsumoto, H. Shimizu, and K. Watanabe, "A switched-capacitor change-balancing analog-to-digital converter and its application to capacitance measurement," *IEEE Trans. Instrum. Meas.*, vol. IM-36, pp. 873–878, Dec. 1987.
- [4] Y. Cao and G. C. Temes, "High-accuracy circuit for on-chip capacitance ratio testing or sensor readout," *IEEE Trans. Circuits Syst.*, vol. 41, pp. 637–639, Sept. 1994.
- [5] T. N. Toth and G. C. M. Meijer, "A low-cost smart capacitive position sensor," *IEEE Trans. Instrum. Meas.*, vol. 41, pp. 1041–1044, Dec. 1992.
- [6] T. N. Toth, G. C. M. Meijer, and H. M. M. Kerkvliet, "Ultra-linear, low-cost measurement system for multi-electrode pF-range capacitors," in *Instrum. Meas. Tech. Conf. Proc.*, 1995, pp. 512–515.
- [7] R. F. Wolffenbuttel and P. P. L. Regtien, "Capacitance-to-phase angle conversion for the detection of extremely small capacities," *IEEE Trans. Instrum. Meas.*, vol. IM-36, pp. 868–872, Dec. 1987.
- [8] K. Mochizuki, T. Masuda, and K. Watanabe, "An interface circuit for high-accuracy signal processing of differential-capacitance transducers," in *Instrum. Meas. Tech. Conf. Proc.*, 1996, pp. 1200–1203.



Kouji Mochizuki was born in Shizuoko, Japan, on February 13, 1961. He received the B.E. and M.E. degrees in electronics engineering from Shizuoko University in 1983 and 1985, respectively.

From 1985 to 1989, he was with Fujitsu Laboratories Ltd. where he worked on epitaxial growth of III–V compound semiconductors. Since July 1989 he has been with Namazu College of Technology where he is mainly involved in resistance and capacitance measurements.

Mr. Mochizuki is a member of the Institute of Electronics, Information, and Communication Engineers of Japan.



Kenzo Watanabe (M'74–SM'86–F'83) received the B.E. and M.E. degrees in engineering from Shizuoka University, Hamamatsu, Japan, in 1962 and 1966, respectively, and the Dr.Eng. degree from Kyoto University, Kyoto, Japan, in 1976.

He is a Professor of the Research Institute of Electronics, Shizuoka University. Except for a year as a Visiting Professor at the University of California, Los Angeles, he has been on the faculty at Shizuoka University since 1962, serving progressively as Research Assistant, Associate

Professor, and Professor.

He serves IEEE activities as an AdCom member of the Instrumentation and Measurement Society, at Associate Editor of the IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, and a member of the IMTC Board of Directors.

