{"created":"2023-07-25T10:39:02.918607+00:00","id":11499,"links":{},"metadata":{"_buckets":{"deposit":"b8703e6f-46b8-4504-8383-9f82814a492e"},"_deposit":{"created_by":12,"id":"11499","owners":[12],"pid":{"revision_id":0,"type":"depid","value":"11499"},"status":"published"},"_oai":{"id":"oai:shizuoka.repo.nii.ac.jp:00011499","sets":["77:511"]},"author_link":["9267","9158"],"item_36_biblio_info_5":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2019-05-01","bibliographicIssueDateType":"Issued"},"bibliographic_titles":[{},{"bibliographic_title":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","bibliographic_titleLang":"en"}]}]},"item_36_description_10":{"attribute_name":"注記","attribute_value_mlt":[{"subitem_description":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)\nDate of Conference: 26-29 May 2019\nConference Location: Sapporo, Japan","subitem_description_type":"Other"}]},"item_36_description_30":{"attribute_name":"フォーマット","attribute_value_mlt":[{"subitem_description":"application/pdf","subitem_description_type":"Other"}]},"item_36_publisher_6":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"IEEE"}]},"item_36_relation_21":{"attribute_name":"ISBN","attribute_value_mlt":[{"subitem_relation_type_id":{"subitem_relation_type_id_text":"9781728103976","subitem_relation_type_select":"ISBN"}}]},"item_36_relation_28":{"attribute_name":"出版者DOI","attribute_value_mlt":[{"subitem_relation_type":"isVersionOf","subitem_relation_type_id":{"subitem_relation_type_id_text":"10.1109/ISCAS.2019.8702295","subitem_relation_type_select":"DOI"}}]},"item_36_rights_7":{"attribute_name":"権利","attribute_value_mlt":[{"subitem_rights":"© 2019 IEEE."},{"subitem_rights":"Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works."}]},"item_36_source_id_19":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"21581525","subitem_source_identifier_type":"ISSN"}]},"item_36_subject_8":{"attribute_name":"NDC","attribute_value_mlt":[{"subitem_subject":"541","subitem_subject_scheme":"NDC"}]},"item_36_version_type_32":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_ab4af688f83e57aa","subitem_version_type":"AM"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Matsuyama, Kazuki"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Tanzawa, Toru"}],"nameIdentifiers":[{},{},{}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2019-05-09"}],"displaytype":"detail","filename":"190509001.pdf","filesize":[{"value":"452.6 kB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"190509001","url":"https://shizuoka.repo.nii.ac.jp/record/11499/files/190509001.pdf"},"version_id":"46ebc671-3d40-4d69-9158-4e3bd84c9a3f"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"conference paper","resourceuri":"http://purl.org/coar/resource_type/c_5794"}]},"item_title":"Design of Pre-Emphasis Pulses for Large Memory Arrays with Minimal Word-Line Delay Time","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"Design of Pre-Emphasis Pulses for Large Memory Arrays with Minimal Word-Line Delay Time","subitem_title_language":"en"}]},"item_type_id":"36","owner":"12","path":["511"],"pubdate":{"attribute_name":"公開日","attribute_value":"2019-05-09"},"publish_date":"2019-05-09","publish_status":"0","recid":"11499","relation_version_is_last":true,"title":["Design of Pre-Emphasis Pulses for Large Memory Arrays with Minimal Word-Line Delay Time"],"weko_creator_id":"12","weko_shared_id":-1},"updated":"2024-02-14T02:33:05.953695+00:00"}