{"created":"2023-07-25T10:30:38.086243+00:00","id":1488,"links":{},"metadata":{"_buckets":{"deposit":"736ccea4-da9d-4221-8757-eefba5ffc155"},"_deposit":{"created_by":3,"id":"1488","owners":[3],"pid":{"revision_id":0,"type":"depid","value":"1488"},"status":"published"},"_oai":{"id":"oai:shizuoka.repo.nii.ac.jp:00001488","sets":["122:223"]},"author_link":["888","1378","1379","1380","816"],"item_26_biblio_info_5":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2004-11-01","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"11","bibliographicPageEnd":"1826","bibliographicPageStart":"1818","bibliographicVolumeNumber":"E87_C","bibliographic_titles":[{"bibliographic_title":"IEICE transactions on electronics"}]}]},"item_26_description_30":{"attribute_name":"フォーマット","attribute_value_mlt":[{"subitem_description":"application/pdf","subitem_description_type":"Other"}]},"item_26_publisher_6":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"Institute of Electronics, Information and Communication Engineers"}]},"item_26_relation_22":{"attribute_name":"NII論文ID","attribute_value_mlt":[{"subitem_relation_type":"isIdenticalTo","subitem_relation_type_id":{"subitem_relation_type_id_text":"110003214797","subitem_relation_type_select":"NAID"}}]},"item_26_relation_29":{"attribute_name":"関連サイト","attribute_value_mlt":[{"subitem_relation_name":[{"subitem_relation_name_text":"http://www.ieice.org/"}],"subitem_relation_type_id":{"subitem_relation_type_id_text":"http://www.ieice.org/","subitem_relation_type_select":"URI"}}]},"item_26_rights_7":{"attribute_name":"権利","attribute_value_mlt":[{"subitem_rights":"(c)IEICE"}]},"item_26_source_id_19":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"09168524","subitem_source_identifier_type":"ISSN"}]},"item_26_source_id_20":{"attribute_name":"EISSN","attribute_value_mlt":[{"subitem_source_identifier":"17451353","subitem_source_identifier_type":"ISSN"}]},"item_26_source_id_23":{"attribute_name":"NII書誌ID","attribute_value_mlt":[{"subitem_source_identifier":"AA10826283","subitem_source_identifier_type":"NCID"}]},"item_26_subject_8":{"attribute_name":"NDC","attribute_value_mlt":[{"subitem_subject":"541","subitem_subject_scheme":"NDC"}]},"item_26_version_type_32":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Inokawa, Hiroshi"}],"nameIdentifiers":[{},{},{},{}]},{"creatorNames":[{"creatorName":"Takahashi, Yasuo"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Degawa, Katsuhiko"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Aoki, Takafumi"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Higuchi, Tatsuo"}],"nameIdentifiers":[{}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2017-12-14"}],"displaytype":"detail","filename":"080519001.pdf","filesize":[{"value":"661.3 kB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"080519001.pdf","url":"https://shizuoka.repo.nii.ac.jp/record/1488/files/080519001.pdf"},"version_id":"6bb8a926-9e25-4659-bf6a-0843147a834f"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"journal article","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"A Simulation Methodology for Single-Electron Multiple-Valued Logics and Its Application to a Latched Parallel Counter","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"A Simulation Methodology for Single-Electron Multiple-Valued Logics and Its Application to a Latched Parallel Counter","subitem_title_language":"en"}]},"item_type_id":"26","owner":"3","path":["223"],"pubdate":{"attribute_name":"公開日","attribute_value":"2008-05-19"},"publish_date":"2008-05-19","publish_status":"0","recid":"1488","relation_version_is_last":true,"title":["A Simulation Methodology for Single-Electron Multiple-Valued Logics and Its Application to a Latched Parallel Counter"],"weko_creator_id":"3","weko_shared_id":-1},"updated":"2024-02-14T03:00:17.810766+00:00"}