{"created":"2023-07-25T10:30:06.863174+00:00","id":894,"links":{},"metadata":{"_buckets":{"deposit":"c793fcf1-1e0e-4683-b5ab-d32c79d56216"},"_deposit":{"created_by":3,"id":"894","owners":[3],"pid":{"revision_id":0,"type":"depid","value":"894"},"status":"published"},"_oai":{"id":"oai:shizuoka.repo.nii.ac.jp:00000894","sets":["122:223"]},"author_link":["816","888","887"],"item_26_biblio_info_5":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2003-02","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"2","bibliographicPageEnd":"470","bibliographicPageStart":"462","bibliographicVolumeNumber":"50","bibliographic_titles":[{"bibliographic_title":"Electron Devices"}]}]},"item_26_description_30":{"attribute_name":"フォーマット","attribute_value_mlt":[{"subitem_description":"application/pdf","subitem_description_type":"Other"}]},"item_26_publisher_6":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"Institute of Electrical and Electronics Engineers"}]},"item_26_relation_28":{"attribute_name":"出版者DOI","attribute_value_mlt":[{"subitem_relation_type":"isIdenticalTo","subitem_relation_type_id":{"subitem_relation_type_id_text":"10.1109/TED.2002.808421","subitem_relation_type_select":"DOI"}}]},"item_26_rights_7":{"attribute_name":"権利","attribute_value_mlt":[{"subitem_rights":"(c)2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE."}]},"item_26_source_id_19":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"00189383","subitem_source_identifier_type":"ISSN"}]},"item_26_source_id_20":{"attribute_name":"EISSN","attribute_value_mlt":[{"subitem_source_identifier":"15579646","subitem_source_identifier_type":"ISSN"}]},"item_26_source_id_23":{"attribute_name":"NII書誌ID","attribute_value_mlt":[{"subitem_source_identifier":"AA00667820","subitem_source_identifier_type":"NCID"}]},"item_26_subject_8":{"attribute_name":"NDC","attribute_value_mlt":[{"subitem_subject":"540","subitem_subject_scheme":"NDC"}]},"item_26_version_type_32":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Inokawa, Hiroshi"}],"nameIdentifiers":[{},{},{},{}]},{"creatorNames":[{"creatorName":"Fujiwara, Akira"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Takahashi, Yasuo"}],"nameIdentifiers":[{}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2017-12-14"}],"displaytype":"detail","filename":"080328003.pdf","filesize":[{"value":"661.3 kB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"080328003.pdf","url":"https://shizuoka.repo.nii.ac.jp/record/894/files/080328003.pdf"},"version_id":"dfc13372-3b0d-432f-90e1-4b764b5c7377"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"journal article","resourceuri":"http://purl.org/coar/resource_type/c_6501"}]},"item_title":"A Multiple-Valued Logic and Memory With Combined Single-Electron and Metal-Oxide-Semiconductor Transistors","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"A Multiple-Valued Logic and Memory With Combined Single-Electron and Metal-Oxide-Semiconductor Transistors","subitem_title_language":"en"}]},"item_type_id":"26","owner":"3","path":["223"],"pubdate":{"attribute_name":"公開日","attribute_value":"2008-03-28"},"publish_date":"2008-03-28","publish_status":"0","recid":"894","relation_version_is_last":true,"title":["A Multiple-Valued Logic and Memory With Combined Single-Electron and Metal-Oxide-Semiconductor Transistors"],"weko_creator_id":"3","weko_shared_id":3},"updated":"2024-02-14T03:02:11.215184+00:00"}